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Abstract - Scan paths an: generally added to a sequential cileuit in a final design for testability 
step. We present an approach to incorporate the behavior of a scan path during circuit 
synthesis. thus avoiding to implement the scan path shift register as a separate structural entity. 
The shift transitions of the scan path an: trcalCd as a pan of the system functionality. Depending 
on the minimization strategy for the system logic. either the delay or the area of the ciIcuit can 
be reduced compared to a conventional scan path. which may be interpreted as a special case of 
realizing the combinational logic. The approach is also extended to partial scan paths. It is 
showe that the resulting structure is fully testable and test pallerns can be efficienUy produced 
by a combinational test generator. The advantages of the approach arc illustrated with a 
collection of finite state machine examples. 
1 Introduction 
Scan path techniques arc widely used to facilitate test generation for sequential circuits: Hard-
ware added after the circuit is synthesized guarantees that all combinationally incdundant faults. 
which do not introduce sequential behavior. can be detected with a number of test pallerns 
increasing no more than linearly with the cileuit size. Structural test generation programs for 
combinational logic arc sufficient to produce these pallerns. In some cases. however. the 
additional hardware and delay incurred by incorporating a scan path is considered undesirable. 
RecenUy algorithms for synthesizing circuits without combinational and sequential 
redundancies have been proposed [DMNS 90]. They guarantee that all single stuck-at faults 
can be detectcci Unfortunately they arc computationally quite expensive. They also do not in-
crease the controllability and observability of memory elements. Partial scan paths. in which all 
the cycles in the cileuit structure arc cut [KuWu 90. ChAg 89a]. improve the situation. but 
cannot help for ciIcuits with complex structural dependences like controllers [KuWu 90]. First 
approaches to specify test functionality before synthesis and to accordingly modify the 
synthesis process were presented in [EsWu 90. AgCh 90]. 
In this paper a different method for considering testability during synthesis is described. 
which avoids post-design ciIcuit modifications like adding a shift register structure. It starts 
from the behavioral description of a sequential cileuit and produces a cileuit structure. in which 
the memory elements arc both diIccUy controllable and observable ("emulated scan path". see 
section 2). In effect the structure an emulated scan path is not fIXed a priory. it is custom-
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tailored to the circuit to be tested instead. Depending on the minimization strategy. either the 
delay or the area of the circuit can be optimized and reduced compared to a conventional scan 
path (section 3). The testability of the resulting circuit structures is investigated in section 4. 
Test patterns for faults in the combinational logic can be generated using a combinational logic 
lest generator and the test application time may turn out to be shoner than for scan paths. An 
extension to the case. where a partial scan path is sufficient, is investigated in section 5. Results 
for a collection of benchmark examples are presented in section 6. 
Z Emulation of Scan Paths 
The following characteristics of a scan path are vital to facilitating the test of a sequential 
circuit with r flipflops: . 
• Every state is reachable in at most r steps from every other state (shift in). 
• The current state of a circuit can be identified after at most r steps (shift out). 
• The correctness of these two functions can be easily verified (O(r) steps). 
Consequently. a test consists of two phases. FlISt the correct function of the scan path is 
verified. Then the scan path is used to scan in test patterns. which were generated by only 
considering the combinational logic. and to scan out the test responses. Since the number of test 
patterns is generally O(r) [Goel 80). the test application time roughly grows quadratically with 
the number of flipflops. 
To obtain this functionality the storage elements are generally reconfigured to form a shift 
register. If. however. a scan path is not characterized by t1tis shift register structure. but by its 
behavior. i. e. its main characteristics listed above. more degrees of freedom exist to implement 
it Such generalized scan path structures will be called "emulated scan paths" in the sequel and 
an approach to synthesize such structures will be presented. The additional test state transitions 
can be specified together with the overall circuit behavior and considered in the synthesis 
process. resulting in a more economical implementation. Shift inputs and outputs may be 
mapped to system inputs and outputs. reducing the need for pins solely devoted to testing. 
Since in an emulated scan path no switching between different flipflop modes is necessary. it is 
also possible to detect dynamic faults relevant to the circuit behavior. 
The basic idea can be realized in two different ways: 
• One primary input is chosen to act as the shift input in test mode. a primary output is used as 
shift OUtpUL The additional state transitions realizing the scan path behavior are activated by 
a test control signal. This possibility is examined in the rest of this paper. A peninent 
structure (for simplicity without outputs) is illustrated in Fig. I and explained in more detail 
later 00. The input i2 is used as shift input, the signal Test is the test control signal and input 
i1 is kept to constant 1 during shifting. 
• Several primary inputs and outputs are used to shonen the test sequences ("parallel scan"). 
A disadvantage of this approach is that the realization effort for the additional state 
transitions may become very large. 
circuit structure 
Test ---'J-n 
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behavior for Test = 0 
(system mode) 
Fig. 1 : Sequential circuit with "emulated scan path". 
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In some special cases the circuit already covers the behavior of a shift regisler or such a be-
havior can be easily obtained by using unspecified state transitions [AgO. 90). Then the additional 
external coMcction "Test" can be saved and normal state transitions can be used to force the cir-
cuit into a given state or observe the state of the circuits at the primary outputs, both in r steps. 
3 Synthesis of Circuits with Emulated Scan . Path 
To synthesize a circuit with the architecture of Fig. I, several design decisions have to be made: 
• A certain sequence of state variables has to be determined to be able to specify the shift 
transitions for the scan model . 
• An input and output variable have to be chosen as shift input and output 
• The inputs (except for the shift input) can be set to a fixed value in scan mode. 1bis is not a 
necessary prerequisite, but increases the minimization potential and facilitates the test as 
shown in section 3.5. 
3.1 Basic ld~afor Shift Sequence DetemUlUJnoll 
Emulated scan paths can be efficiently implemented by making good choices during the syn-
thesis process. Considering these issues on the behaviorallcvellike in [AgCh 9O]lcads to a 
complexity growing at least linearly with the number of states, e. g. exponentially with the 
number of flipflops. It is also difficult to estimate the realization complexity for different 
alternatives on this level. On the other hand it is not possible to wait until the end of the 
synthesis process, because at that point only a conventional scan path can be incorporated. 
Therefore we fust produce an intermediate structural representation of the circuit, then modify 
the logic and afterwards proceed with the rest of the synthesis process. This approach also 
facilitates the incorporation of emulated scan paths in existing designs by starting with the 
synthesized circuit, extracting the intermediate structural description and resynthesizing the 
1 Since the scan behavior is hidden in the system logic, it is not necessary to use storage elements which arc in 
close proxintily as consecutive elements oC the scan path. 
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logic with the test hardware. An intennediate structure is obtained by carrying through a pro· 
visional synthesis (including logic minimization). The additional state nansitions then should be 
chosen such that this initial structure is complicated as little as possible. 
For each state variable Zi in the initial structure a cone of dependence can be determined, 
which includes all the input and state variables directly influencing the value of Zi. A shift 
nansition, which nansfers the contents of a storage element Zk into the storage clement for Zj, 
makes variable Zi dependent on zt. If Zi is independent of zt in the initial structure, this 
complicates the combinational logic no matter how the logic is implemented. Therefore, if 
possible, no additional dependences in shift mode should be created. 
3.2 Formal Modelfor Shifl Sequence DelerminaJion 
Definition 1: The dependence graph of a cin:uit structure is a directed graph DG = (y, E), with 
venex set V = :J u :Ju 0, where :J denotes the primary inputs, :J the flipflops and 0 the 
primary outputs of the circuit, and an edge setEI: (VI , vv I Vt E :J u :J, V2 E :J v 
VI E :J, V2 EO), which represents the dependences of the state and output variables V2 on 
inputs or state variables VI. 
Let I :J I = p, I :J I = r , I 0 I = q. A suitable sequence of state variables in shift mode 
corresponds to a sequence of edges through all vertices of :J in G, starting in an arbitrary 
venex of:J and ending in an orbitraJ)' vtnex of ° (see Fig. 2). There are at most p.r!.q such 
sequences. More fonnally one can fonnulate the following "decision problem: 
Problem SPSS (scan path shift sequence) 
Insw.nce: Let a dependence graph DG = (y, E), V - :Ju :Ju 0, of a cin:uit structure be given. 
Queslion: Does there exist an edge sequence (VO, VI), (Vt, vv, ... , (vr, Vr+l) with (Vi, Vi+l) E 
E,OSiSr,vOE :J,Vr+IE O,suchthat (VI, .. . Vr) =:J? 
Hamilton 
path (shift 
sequence) 
Fig. 2: Dependence graph and Hamilton path. 
Theorem 2: SPSS is NP-complete. 
shift 
Proof: a) SPSS E NP: trivial, by following a given shift sequence and marlcing the vertices. 
P) By restricting SPSS to problems with I :J I = I 0 I = 1 it is reduced to the well-known 
problem of determining a directed Hamilton path with given stan and end point. But this 
problem is NP-complete [GaIo 79]. • 
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In spite of the problem's NP-completeness, even for larger circuits optimal solutions can be 
found, since the number of venices in .J only grows logarithmically with the circuit's number 
of states. This is a major advantage of insening the shift sequences on an intermediate structural 
level and not directly e. g. into a state transition diagram. When DG docs not contain cycles, 
Hamilton paths can be found in polynomial time [Lawl 76). If DG docs not contain a Hamilton 
path, additional edges have to be insened in DG to obtain a shift sequence. The task then is to 
deteroame a sequence of vertices, such that the least number of such edges (corresponding to 
the minimal number of additional dependences) has to be added. 
Definition 3: The weighted dependence graph of a circuit structure is a digraph DGg = ('I, Eg, 
g), Eg = J x .Ju .J2 u .J x a with edge weights g: Eg ..... Zl, 
( . .) _ { 0 for (Vi, Vj) e E g Vb VJ - I, if (Vi. Vj) is not contained in DO ' 
Problem OSPSS (optimal scan path shift sequencc) 
Instance: A weighted dependence graph DGg = (V, Eg, g) , V = J u.Ju 0 , of a circuit 
structure and a bound Kmax e N are given. 
Question: Does there exist a sequence of edses (VO. VI), (VI. V2) •.. .• (vr. Vr+l) with 
L g(vj, Vi+l) < Kmox, vo e J , Vr+1 e 0, such that (Vlo ... v,] =.J? 
It is easy to see that for Kmox = I the problem SPSS is contained as a special case. If no 
Hamilton path exists, the sum of edge weights L g(Vi, Vl+l) has to be minimized in order to 
produce the smallest number of additional dependences for implementing the scan path. The 
problem of searching for a Hamilton path with minimal weight is well-known as traveling 
salesman problem and there exist standard algorithms to solve it [Chri 75). 
33 ApplicaIion tQ Two-Level Logic 
The dependence graphs defined so far have to be somewhat modified to actually represent 
the shift sequences, which are realizable with minimal effon using a specific design style for the 
combinational logic (e.g. two-level or multi-level logic). This is illustrated in the following 
example for a PLA realization. 
Example 1: The dependence of a stale variable Zi on Zk is a necessary but not a sufficient 
condition for being able to hide a shift transition from Zk to Zi in the system logic. Although 
every state variable in the cireuit of Fig. 30 depends on every other variable and we therefore 
have 2.2! = 4 Hamilton paths, only the shift sequence i2 ..... zi ..... z2 illustrated in Fig. 3b 
leads to a realization not requiring additional product terms, by merging the shift transition 
marked with (j) in Fig. 3b with the corresponding product term in Fig. 3a. The Karnaugh 
maps for the next state variables ZI+ and Z2+ in Fig. 3c have been supplemented by an input 
variable Test, such that for Test = 0 the system function as shown in Fig. 3a is realized, 
whereas for Test = I the shift transitions listed in Fig. 3b arc realized, provided that il i! I. 
Since in shift mode (fest = I) the input il is kept at constant I, all combinations with Test = 
I" il = 0 result in don ' t cares. The final structure with the additional input Test after 
minimization was already shown in Fig. I. To simplify the example, output variables arc not 
considered in Fig. 3 but lhey Can be treated in a similar fashion. 
a) 
initial sttucture 
(Test = 0) 
i 
b) 
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Fig. 3: Example for the integration of the shift logic into the system logic. 
For a two-level sum-of-products (PLA-) rea1ization of the combinational logic only product 
terms, in which zero or one state variables Zi are relevant, are candidates for a direct merging 
with product terms for shift transitions. If in such a product term a state variable Zj is I, 
whenever it is activated z; = 1 is shifted; if it is 0, this corresponds to shifting the complemented 
value of zi, i. c. in the scan path model the complementation of a scan path stage. The 
possibility of complementing shift values increases the minimization potential for an emulated 
scan path by adapting the polarity of scan path stages to the circuit to be synthesized. If in a 
product term no state variable is relevant, it can be merged with the product term for the shift 
input of the emulated scan path. In the dependence graph basic to the optimization procedure 
only edges, which correspond to such minintization-relevant product terms, may be included. 
Example I (conl'd.): The relevant dependence graph only contains the edges "2--ZJ, Z2--Z2 
and ZI--Z2. Self-loops like Z2 __ Z2 can be discarded at once, since they are not usable for 
realizing helpful shift transitions. 
Example 2: If in some circuit the shift transitions of Fig. 4a are realized (the complemented 
value of ZI is shifted) this corresponds to the scan path sttucture illustrated in Fig. 4b. 
a) . + + 1 :'1.'2 ZI Z 2 
1-- 1-
0-- 0-
- 0 - - I 
- I - - 0 
b) 
Fig. 4: Complementation of shift variables. 
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3.4 Applicarion to Multi-Level Logic 
For multi-level realizations the savings are more difficult to estimate. but the minimization 
potential is larger. Common multi-level synthesis algorithms. e. g_ [BRSW 87]. produce b0o-
lean networks. whose nodes represent subfunctions minimized in two-level form. which are 
connected by edges (intermediate variables). For every output variable of the net there exislS an 
output node. which contains the last stage of logic to produce it_ Since this node represenlS a 
two-level logic function of ilS input variables. it could be treated similarly as above_ A difference 
to two-level logic is that it is not necessary for a possible minimization that in a certain cube on-
ly one state variable is relevant. as the global effect of a different factorization or decomposition 
might lead to a reduction of the logic independent of two-level minimizability_ The provisional 
inclusion of a shift transition into the pertinent output node of the boolean network followed by 
a minimization pass provides an estimate of the realization complexity to be expected_ Since the 
minimization of shift transitions belonging to different output nodes is relatively independent. 
this approach makes it possible to compare aU possible shift transitions ending in a cerWn out-
put node. The value obtained this way is used as edge weight g(vj,Vj) of the weighted dependence 
graph DGg. The number of shift transitions. which have to be evaluated this way. is IE,I = r· 
(p + q + r - 1). After choosing the shift transitions to be implemented. a final multi-level mini-
mization is pcri'ormed to obtain a globally optimized implementation of the combinational logic_ 
Example 3: Fora multi-level realization of the boundary scan TAP controller [IEEE 90] the de-
pendence graph of Fig. S is obtained. Depending on whether it is preferable for the shift 
value to be complemented or not (cf. Example 2). the edges in Fig. S are drawn in black or 
grey. The edge weighlS correspond to the additional number of literals necessary to realize: 
that state transition. An optimal shift sequence is TMS .:4 Zl ..:. Z2 ..:. Z4 .:4 z3. where .:4 de-
notes a shift transition without complementation of the state variable and ..:. a transition with 
complementation. The variable Z3 is used as additional shift output, since the primary OutpulS 
of the TAP controller are not directly accessible. The sum of edge weighlS for the optimal 
shift sequence is 18. but after the final minimization step only 11 additional literals arc nce-
ded, since a beltcr decomposition of the boolean network with shift transitions can be founti 
·tho .. 
abin ~tbutcompl.m.ntat.ion orvan.bI. 
~ 
Fig.5: Multi-level dependence graph for the boundary scan TAP controller. 
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3.5 Fixing Primllry Inpuz Values 
As arbitrary shift transitions have to be accessible in parallel, all shift product terms have to 
be usable in arbitrary combinations. One possibility is to activate the shift product terms no 
matter what the input values are, the other is to set the input signals to fixed values while shif-
ting. The two possibilities can be mixed, e. g. when a subset of input variables is not con-
nollable. Fixed input values while shifting imply that the next state and output become "don' t 
care" for all other input values, thus increasing the minimization potential. While determining 
the shift transitions, for all scan path stages conditions are obtained, which the input values 
should satisfy such that the best optimizauon of the combinational logic is achievable. The input 
signal vector i satisfying the maximal number of input conditions should be used in scan mode. 
Example I (cont'd.): In Fig. 3 for product term (2) (implementing the transition ZI .... Z2) it is 
necessary that il = I in order to be able to merge it with the fourth product term of the 
original PLA. For shift transition (j) (i2 .... ZI) the value ofil is arbitrary. Let's consider the 
sequence (0,0,1 ,1,0) at the shift input i2 in Fig. 1. It is easy to validate that by extending this 
sequence with the inputs Test = I and il Ii I, i.e. by applying (110, 110, III, 111, 110), as 
desired we get the flipflop contents Ox, 00, 10, II and 01. 
3.6 Overall Synthuis Procedure 
The compatibility of input vectors ean already be considered while determining the minima! 
weight Hamilton path in the dependence graph. To simplify the presentation, this is neglected in 
Fig. 6, where the approach to embed a sean path in a given circuit structure is summarized. The 
shift sequence is Zkl .... ZIa ....... .... Zlo, where klo k2, ... kr is a permutation of the state vari-
able indices (1,2, ... rJ. The shift input is denoted Zk" the shift oUlput is Zi:r.,. The variable 
~ e (ZkJ' ZkI J is to be entered positive or complemented depending on the polarity of the 
"scan path" stage. 
SCANYATII..EMULATION: 
Pcrfonn an iniLiDJ. minUniz.ation of the s)'S&em logic, keep the QtemaJ. DC-scl(k) Cor all variables k: 
Compute t1tc wciglU<d dcpcndcncc gt2ph DOg; 
Detcnnine a minimal weight Hamilton path ito -+ :it 1 -+ ... -+ Zkr+ 1 from an clement of :J to an 
element oC O. which contains alllhe elements DC :J: 
Compute a mWmal compatibility class oC input vectors i for the shift mode: 
For all next state and OUlput variables k E [I, ... r, r+ I, ... r+ q): (keep sysICm logic) 
ON-set(i:) :. (Test. 0) x ON-set(i:); 
OFF-set(i:);.o (Test ~ 0) x OFF-set(i:); 
Forallindiceskj.jE (1,2, ... r,r.t): (oddscaniogic) 
ON.set(i:j) :u ON-set(kjl u (Testu I" i" Zti:! = I); 
OFF-set(kjl :. OFF-set(i:j) u (Test. I "i "Ztj-t= 0); 
For all next state andOulpul variablcsk E (I, ... r.r+ I .... r+ q): (kocpdon'Ican:s) 
DC-sel(lc) u (Test u x) x DC-set(i:) u (O,I)p+r+1 \ (ON·set(i:) u OFF-sct(k»; 
Finally minimize the lo~ic 82ain; 
Fig. 6: Inclusion of an emulated sean path in a circuit structure. 
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4 Test of Circuits with Emulated Scan Path 
An emulated scan path guarantees that all states are controllable and observable in r steps. 
The problem with the integration of scan path transitions into the system logic is that the shift 
mode cannot be simply validated using a shift register test 
Example 4: A 2-bit shift register is tested by the state sequence xx->lx->ll->OI->OO->IO 
->xl-> xx, because for both f1ipflops all the possible transitions are checked. If the shift 
logic is merged with the system logic, it might happen that nevertheless the shift transition 
00->00 does not work, as the flipflops do not only depend on the preceding flipflop in the 
chain. To detect that fault requires to scan in 00 into the chain. If during the scan process the 
faulty transition 00->00 is used, the fault might be masked. 
In this section we ftrst give an upper bound on the test length for validating the scan 
functionality, then we show that in practice this bound is very conservative and much shorter 
test lengths may be obtained. It is possible to safely use transitions hidden in the system logic to 
reach and identify certain states by flIla perfortning a functional test of these transitions, i. e. a 
checking experiment [HeM 64 1, which gives us the desired upper bound. The values of the 
primary inputs when activating the "shift" transitions are arbitrary but ftxed (see section 3). 
Lemma 4: [Chri 751 A strongly connected digraph contains a Euler cycle2 iff for all vertices Vi 
the input degree is equal to the output degree, o-(vil = o+(vil. 
Lemma 5: The state transition graph of the emulated shift register contains a Euler cycle. 
Proof: The state transition graph of the shift register is strongly connected. Every shift register 
state has exactly 2 predecessors and 2 successors, as all inputs except for the shift input have 
f<xed values while shifting. Therefore the input degree of each state vertex Vi is equal to its 
output degree, O-(vj) = o+(vj) = 2. • 
Theorem 6: The correct function of all shift transitions can be checked with the help of a 
checking experiment needing 2,(n + r) test pattemsl . 
Proof: For a shift register with n states 2n state transitions have to be checked, as from every 
state two transitions are possible, in which either a 0 or a 1 is serially shifted into the storage 
clements. There exists a sequence of state transitions of length 2n, in which each of these 
transitions is contained exactly once (all transfer sequences happen to be of length 0), hence 
this sequence constitutes a Euler cycle in the state transition graph of the shift register. The l' 
outputs following a certain state transition are the contents of the l' storage elements in the 
goal state of the transition, therefore each input sequence of length l' is a distinguishing 
sequence for the goal state. If one applies l' additional arbitrary patterns after visiting the 2n 
state transitions, a distinguishing sequence for the last r goal states is obtained, the distin-
guishing sequence for the ftrst 2n - l' goal states was already produced automatically while 
visiting the 2n state rransitions. To initialize the shift register to a known state at the be-
2 In a strongly connected digraph there aulS a directed path from each vertex to COlch other vertex.. An Euler 
cycle in a digraph is a cycle which conlains all edges of Lhc digroph exactly once. 
3 It has to be assumed that the number of Slates n in the circuit is not increased by any of the faullS. 
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ginning, r additional state transitions are necessary. The sum oflengths for initialization se-
quence, Euler cycle and distinguishing sequence for the last r goal states is r+2n +r. • 
These functional test patterns are easy to produce and identical for all cireuits with the same 
number of flipflops. 2-(n+r} also gives an upper bound on the number of test patterns needed to 
test the scan path independent of its structure. Even though this number grows linearly with the 
number of states, it guarantees acceptable test lengths for circuits typically modelled as FSMs. 
Example 4 (conl'd): One possible checking sequence for a 2-bit shift register is xx'" I x'" 
11 ... II ... Ol ... 00 ... 00 ... 1O ... 01 ... 10 ... II ... xl",xx,2.(4+2} = 12 input patterns are necessary 
to obtain this sequence. 
This upper bound is, however. quite conservative. In practice a shorter structural test of the 
scan path will be preferred. It can be generated with a sequential test generator and the process 
is simplified by several characteristics of an emulated scan path: All the inputs except for the 
shift input can be set to their constant shift mode values. Since all parts of the cireuit, that only 
depend on these eonstant inputs, do not contribute to the shift transitions, they can be discarded 
during fault injection and the fault set for test generation can be reduced. (These faults only 
have to be treated by the combinational test generator for the non-scan logic). Thus sequential 
test generation is speeded up, all the more so because the controllability and observability of all 
the states has been increased by the additional state transitions. To funher shorten the time for 
sequential test generation, a shift register test sequence (cf. example 4) can be applied 
beforehand. It uncovers all the faults not involving complex dependences between state 
variables. Experimental evidence shows that most or all of the scan path faults can already be 
detected this way. 
5 Extension to Partial Emulated Scan Paths 
The extension of the approach to partial scan paths is straightforward. After state assignment 
(e. g. using the approach in [ChAg 89]) and logic minimization an initial dependence graph DO 
is obtained. The minimal number of vertices is removed from 3to make the dependence graph 
cycle free [ChAg 89a, KuWu 90] and thus get a bound on the length of test sequences increa-
sing linearly with the cireuit size. The vertices removed are the flipflops, which have to be in-
cluded in the scan path. Since only for these vertices new dependences can be created by adding 
the state transitions of the emulated scan path, the dependence graph without these venices 
stays cycle free after including the additional state transitions. Therefore the length of the test 
sequence for a fault is still linearly bounded by the circuit size. To determine the shift transi-
tions, all other vertices corresponding to flipflops outside of the partial "scan path" are removed 
from the original dependence graph 00. The subsequent steps correspond to those in section 3. 
6 Results 
Compared with a conventional scan path, by using the proposed method the two connec-
tions for shift input and output can be saved. Switching speed is not decreased by adding gates to 
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multiplex thedifferen1 flipflop inputs, a twe>-Ievel realization is not transfonned into a multi-level 
realization by the additional test hardware. For a multi-level design style the conventional scan 
path is a special case of the realization of the combinational logic. The conventional scan path is 
also the worst possible result obtainable if none of the shift transitions can be minimized with 
the state transitions in system mode. In a tWe>-level realization the worst case results in a number 
of additional product terms equal to the number of storage elements plus 1. To utilize the optimiza-
tion potential. additional design effon is necessary, which mainly seems to be justified for smaller 
circuits with complex structural dependences. Since the behavior of both scan path variants 
cannot be distinguished functionally, it is possible to mix them in one circuit. e.g. to equip the data 
path with a conventional scan path and to optimize the controller with an emulated scan path. 
A collection of sequential circuits (cf. [MCNC 88)) was synthesized with an emulated scan 
path'. The number of transistors needed for the circuit realization is compared with a 
conventional LSSD solution in Table 1. For control circuits modelled as finite state machines 
like those in Table I LSSD overheads are usually high and can be reduced by using an emulated 
scan path. For such circuits the additional synthesis effon is small and a shift register test can 
be performed very efficiently, hence the solution with emulated scan path is generally 
preferable. In few cases, however, circuits synthesized this way might need more transistors 
than with a conventional scan path (cf. example dkI6), mainly because of weaknesses in 
current multi-level synthesis programs not giving an optimal logic decomposition. 
ClUIlflple number of inputs! transistor count incn::asc wiLh ,., 
outputs/states without scan path emulated s. p. LSSD s. p. 
-gob 21414 106 11.3 % 15.1 % 
.21 41118 106 5.1% 28.3% 
bballl' 412110 156 14.1% 20.5% 
dl:SI2 113115 224 8.9% 14.3 % 
tip' 119116 208 10.6% 15.4 % 
keyb- 112119 466 5.6% 8.6% 
dk16 213121 642 1.5% 6.2% 
Table J: Comparison of emulated and conventional scan path (s. p.). 
For the TAP controller from [IEEE 90] already used in example 3, layouts for the two 
solutions were created using a standard cell design system. The results are shown in Table 2. 
The delay on the critical path of the solurion with emulated scan path is 6.7 % higher than with-
out scan path, for a conventional scan path. however, the increase is 23.3 %. By performing a 
shift register test followed by a test of the combinarionallogic using the emulated scan path to 
shift patterns in and out, in this example all the shift transitions of the emulated scan path can be 
validated. With the shift register test already 53 % of the overall number of faults in the next 
state logic are detected, since contrary to a conventional scan path the system logic is exercised 
during the scan path test as well. This leads to a reduction of test application time from 64 clock 
cycles (conventional scan path) to 40 clock cycles (emulated scan path). The results show that 
an emulated scan path can result in significant improvements even for small examples. 
• The examples marked with a star ~ realized whh a separate shift outpUL 
solution alternative 
scan p:1lh (cf. [IEEE 90]) 
emulated scan path 
147 
area in )..2 
560 X 691 386960 
520 X 667 346840 
aiL path nexl slale I output logic 
37 21 
32 21 
Table 2: Layoullesults for boundary scan TAP controller. 
7 Conclusions 
There exislS a number of possibilities 10 incorporate a scan path into a circuit, realizing it as a 
separate structural entity is not the only way. By adapting the scan path to the circuit to be tested 
and by using the degrees of freedom inherent in a typical circuit description. an "emulated scan 
path" can be implemented with less overheads in terms of area and I or speed. The presented 
method of synthesizing sequential circuilS makes use of this flexibility. Emulated scan paths are 
particularly useful for circuilS with complex structural dependences like controllers. If area is 
the major goal. emulated partial scan paths can provide even better solutions. It was also shown 
how to test the emulated scan transitions by devising a shon checking experiment or generating 
an efficient structural tesL 
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